Behavioral Architecture Reference

List of all members.

Components
drp_wr_fsm	<Entity drp_wr_fsm>
lock_detect	<Entity lock_detect>
counter	<Entity counter>

Signals
rd_drp	std_logic
wr_drp	std_logic
lock0_reg	std_logic
lock1_reg	std_logic
lock2_reg	std_logic
lock3_reg	std_logic
start_reg	std_logic
done_reg	std_logic
count_lock_out_reg	std_logic_vector ( 31 downto 0 )

Instantiations
I1	drp_wr_fsm <Entity drp_wr_fsm>
I2	lock_detect <Entity lock_detect>
I3	counter <Entity counter>

---

Detailed Description

Definition at line 340 of file s6link_agc_loop_fsm.vhd.

---

The documentation for this class was generated from the following file:

• src/common/IPBUS/S6Link/s6link_agc_loop_fsm.vhd