RTL Architecture Reference

List of all members.

Functions
integer	get_cdrlock_time ( is_sim: in in integer )

Processes
cdrlock_timeout	( SYSCLK_IN )

Components
uHTR_trig	<Entity uHTR_trig>
uHTR_trig_TX_STARTUP_FSM	<Entity uHTR_trig_TX_STARTUP_FSM>
uHTR_trig_RX_STARTUP_FSM	<Entity uHTR_trig_RX_STARTUP_FSM>

Constants
DLY	time := 1 ns
RX_CDRLOCK_TIME	integer := get_cdrlock_time ( EXAMPLE_SIMULATION )
WAIT_TIME_CDRLOCK	integer := RX_CDRLOCK_TIME /STABLE_CLOCK_PERIOD

Signals
gt0_cpllreset_i	std_logic
gt0_cpllreset_t	std_logic
gt0_cpllrefclklost_i	std_logic
gt0_cplllock_i	std_logic
gt0_txresetdone_i	std_logic
gt0_rxresetdone_i	std_logic
gt0_gttxreset_i	std_logic
gt0_gttxreset_t	std_logic
gt0_gtrxreset_i	std_logic
gt0_gtrxreset_t	std_logic
gt0_rxdfelpmreset_i	std_logic
gt0_txuserrdy_i	std_logic
gt0_txuserrdy_t	std_logic
gt0_rxuserrdy_i	std_logic
gt0_rxuserrdy_t	std_logic
gt0_rxdfeagchold_i	std_logic
gt0_rxdfelfhold_i	std_logic
gt0_rxlpmlfhold_i	std_logic
gt0_rxlpmhfhold_i	std_logic
gt0_qpllreset_i	std_logic
gt0_qpllreset_t	std_logic
gt0_qpllrefclklost_i	std_logic
gt0_qplllock_i	std_logic
tied_to_ground_i	std_logic
tied_to_vcc_i	std_logic
gt0_rxoutclk_i	std_logic
gt0_recclk_stable_i	std_logic
rx_cdrlock_counter	integer range 0 to WAIT_TIME_CDRLOCK := 0
rx_cdrlocked	std_logic

Instantiations
uHTR_trig_i	uHTR_trig <Entity uHTR_trig>
gt0_txresetfsm_i	uHTR_trig_TX_STARTUP_FSM <Entity uHTR_trig_TX_STARTUP_FSM>
gt0_rxresetfsm_i	uHTR_trig_RX_STARTUP_FSM <Entity uHTR_trig_RX_STARTUP_FSM>

---

Detailed Description

Definition at line 177 of file uhtr_trig_init.vhd.

---

The documentation for this class was generated from the following files:

• src/HCAL_trig/uHTR_trig/example_design/uhtr_trig_init.vhd