RTL Architecture Reference

List of all members.

Signals
tied_to_ground_i	std_logic
tied_to_ground_vec_i	std_logic_vector ( 63 downto 0 )
tied_to_vcc_i	std_logic
rxdata_i	std_logic_vector ( 63 downto 0 )
rxchariscomma_float_i	std_logic_vector ( 3 downto 0 )
rxcharisk_float_i	std_logic_vector ( 3 downto 0 )
rxdisperr_float_i	std_logic_vector ( 3 downto 0 )
rxnotintable_float_i	std_logic_vector ( 3 downto 0 )
rxrundisp_float_i	std_logic_vector ( 3 downto 0 )
txdata_i	std_logic_vector ( 63 downto 0 )
txkerr_float_i	std_logic_vector ( 3 downto 0 )
txrundisp_float_i	std_logic_vector ( 3 downto 0 )
rxstartofseq_float_i	std_logic

---

Detailed Description

Definition at line 164 of file serdes5gpdprod_gt.vhd.

---

The documentation for this class was generated from the following file:

• src/CMS_DAQ_if/5Gb/serdes5gpdprod_gt.vhd