Behavioral Architecture Reference

List of all members.

Processes
PROCESS_911	( sysclk )
PROCESS_912	( sysclk ,reset )
PROCESS_913	( TTS_clk ,reset )
PROCESS_914	( TTS_clk )

Components
RAM32x6D	<Entity RAM32x6D>
Gray5	<Entity Gray5>

Signals
TTS_out	std_logic := ' 0 '
TTS_fifo_empty	std_logic := ' 1 '
TTS_q	std_logic_vector ( 3 downto 0 ) := ( others = > ' 0 ' )
TTS_fifo_wa	std_logic_vector ( 4 downto 0 ) := ( others = > ' 0 ' )
TTS_fifo_ra	std_logic_vector ( 4 downto 0 ) := ( others = > ' 0 ' )
next_TTS_fifo_wa	std_logic_vector ( 4 downto 0 ) := ( others = > ' 0 ' )
next_TTS_fifo_ra	std_logic_vector ( 4 downto 0 ) := ( others = > ' 0 ' )
TTS_fifo_waSync	std_logic_vector ( 4 downto 0 ) := ( others = > ' 0 ' )
TTS_fifo_di	std_logic_vector ( 5 downto 0 ) := ( others = > ' 0 ' )
TTS_fifo_do	std_logic_vector ( 5 downto 0 ) := ( others = > ' 0 ' )
sr	std_logic_vector ( 9 downto 0 ) := ( others = > ' 0 ' )
TTS_fifo_we	std_logic := ' 0 '
TTS_fifo_re	std_logic := ' 0 '
NewTTS	std_logic := ' 0 '
TTS_clk_div	std_logic_vector ( 2 downto 0 ) := ( others = > ' 0 ' )
SameTTS_cnt	std_logic_vector ( 1 downto 0 ) := ( others = > ' 0 ' )
IS_K	std_logic := ' 0 '
enc_di	std_logic_vector ( 7 downto 0 ) := ( others = > ' 0 ' )
enc_do	std_logic_vector ( 9 downto 0 ) := ( others = > ' 0 ' )
bcnt	std_logic_vector ( 11 downto 0 ) := x " ff8 "
LastBcnt	std_logic_vector ( 11 downto 0 )
SendBC0	std_logic := ' 0 '
SendBC0_O	std_logic := ' 0 '

Instantiations
i_next_TTS_fifo_wa	Gray5 <Entity Gray5>
i_next_TTS_fifo_ra	Gray5 <Entity Gray5>
i_8b10b_enc	work.encode_8b10b_lut_base

---

Detailed Description

Definition at line 67 of file TTS_if.vhd.

---

The documentation for this class was generated from the following files:

• src/common/TTS/TTS_if.vhd