lpm_loop_fsm_bevh Architecture Reference

List of all members.

Components
drp_wr_fsm_lpm	<Entity drp_wr_fsm_lpm>
lock_detect_lpm	<Entity lock_detect_lpm>
counter_lpm	<Entity counter_lpm>

Signals
rd_drp	std_logic
wr_drp	std_logic
done	std_logic := ' 0 '
lock0_reg	std_logic := ' 0 '
lock1_reg	std_logic := ' 0 '
lock2_reg	std_logic := ' 0 '
lock3_reg	std_logic := ' 0 '
start_reg	std_logic := ' 0 '
holds_reg	std_logic_vector ( 1 downto 0 )
DADDR_reg	std_logic_vector ( 8 downto 0 )
kill3_reg	std_logic
kill2_reg	std_logic
count_lock_out_reg	std_logic_vector ( 31 downto 0 )
enable_reg	std_logic
kill0_reg	std_logic
kill1_reg	std_logic

Instantiations
I1	drp_wr_fsm_lpm <Entity drp_wr_fsm_lpm>
I2	lock_detect_lpm <Entity lock_detect_lpm>
I3	counter_lpm <Entity counter_lpm>

---

Detailed Description

Definition at line 656 of file s6link_lpm_loop_fsm.vhd.

---

The documentation for this class was generated from the following file:

• src/common/IPBUS/S6Link/s6link_lpm_loop_fsm.vhd