S6Link_lpm_loop_fsm Entity Reference

Inheritance diagram for S6Link_lpm_loop_fsm:

List of all members.

Entities
lpm_loop_fsm_bevh	architecture

Generics
usr_clk	integer range 0 to 4095 := 3

Ports
DCLK	in std_logic
reset	in std_logic
DRDY	in std_logic
DO	in std_logic_vector ( 15 downto 0 )
holds	out std_logic_vector ( 1 downto 0 )
DI	out std_logic_vector ( 15 downto 0 )
DADDR	out std_logic_vector ( 8 downto 0 )
DWE	out std_logic
DEN	out std_logic
kill3	out std_logic
state	out std_logic_vector ( 4 downto 0 )
count_lock_out	out std_logic_vector ( 31 downto 0 )
store_di0	out std_logic_vector ( 15 downto 0 )
start	out std_logic
enable	out std_logic
kill0	out std_logic
kill1	out std_logic
kill2	out std_logic
lock0	out std_logic
lock1	out std_logic
lock2	out std_logic
lock3	out std_logic

---

Detailed Description

Definition at line 636 of file s6link_lpm_loop_fsm.vhd.

---

The documentation for this class was generated from the following file:

• src/common/IPBUS/S6Link/s6link_lpm_loop_fsm.vhd