initial Architecture Reference

List of all members.

Processes
write	( ClkA )
read	( ClkB )

Types
ram_type	array ( 2 ** ( BUFWIDTH + ADDRWIDTH ) - 1 downto 0 ) of std_logic_vector ( 7 downto 0

Signals
ram	ram_type

Attributes
block_ram	boolean
block_ram	RAM : signal is TRUE

---

Detailed Description

Definition at line 22 of file udp_dualportram.vhd.

---

The documentation for this class was generated from the following file:

• src/common/IPBUS/ipbus_core/hdl/udp_dualportram.vhd