behavioral Architecture Reference

List of all members.

Processes
PROCESS_138	( reset ,clock )
PROCESS_258	( reset ,clock )

Signals
reg	std_logic_vector ( 1 downto 0 )

---

Detailed Description

Definition at line 23 of file reset_resync.vhd.

---

The documentation for this class was generated from the following files:

• src/CMS_DAQ_if/10Gb/slink/reset_resync.vhd
• src/CMS_DAQ_if/5Gb/slink/reset_resync.vhd