CRC_Generator Entity Reference

List of all members.

Entities
Behavioral	architecture

Ports
D	in std_logic_vector ( 63 downto 0 )
CRC_out	out std_logic_vector ( 15 downto 0 )
clk	in std_logic
clear	in std_logic
enable	in std_logic

---

Detailed Description

Definition at line 8 of file crc_generator.vhd.

---

The documentation for this class was generated from the following files:

• src/CMS_DAQ_if/10Gb/slink/crc_generator.vhd
• src/CMS_DAQ_if/5Gb/slink/crc_Generator.vhd