

TCLink

VCU118 example design quick start guide

Eduardo Mendes

16/07/2020

TCLink VCU118 - eduardo.brandao.de.souza.mendes@cern.ch

- 1. clone GIT repository
- 2. run tclink_vcu118.tcl script in Vivado 2019.1 in batch mode (an example in tclink_vcu118.bat for Windows)
- 3. once the project is created and the physical implementation is finished, you can open the Vivado project

🔈 tclink_vcu118 - [E:/design_tclink/tclink_r	multilink/tclink_vcu118/tclink_vcu118.xpr]	- Vivado 2019.1																			-	0)	×
<u>File Edit Flow Tools Repo</u> r	rts <u>W</u> indow La <u>v</u> out <u>V</u> iew <u>H</u> el	p Q. Quick	k Access																		write_bitstrea	am Complete	~
	μ 💠 Σ 🕺 🖉 💥																				💷 Default La	ayout	~
Flow Navigator	PROJECT MANAGER - tclink_vcu118																					1	×
PROJECT MANAGER																							
Settings	Sources		? _ 🗆 🖾 ×	Project Sun	nmary																	? 🗆 🖒	×
Add Sources	Q ≍ ≑ + 12 ● 0		۰	Overview	Dashboard																		
Language Templates	✓				5 .45																		2
Language remplates	> • system_wrapper_vcu118	(rtl) (system_wr	apper_vcu118.vhd)	Settings	Edit																		
♀ IP Catalog	Constraints (5) Einvlation Sources (1)			Project na	ime:	tclink_vci	u118																
	> Utility Sources		Project lo	cation:	E:/desigr	n_tclink	/tclink_mult	link/tclink	_vcu118														
IP INTEGRATOR	y = ouny sources			Product ra	amily: art:	xcyu9p-f	trascal loa210	e+ 14-21-e															
Create Block Design				Top modu	ule name:	system_v	vrappe	r_vcu118															
Open Block Design				Target lan	iguage:	VHDL																	
Generate Block Design				Simulator	language:	Mixed																	
 SIMULATION 				Synthesis									Impl	ementatio	n				Sumn	nary Route S	itatus Faile	ed Nets	
Run Simulation				Status		Comple	te						Stati	16.		10	omplete						
	Hierarchy ID Sources Libraries	Compile Or	rlor.	Messages		 183 war 	mings						Mess	ages:		9 1	critical w	arning					
 RTL ANALYSIS 	Hierarchy in Sources Explaines	compile on	dei	Part:		xcvu9p-	flga21	04-2L-e						-		<mark>0</mark> 9) warnings	5					
> Open Elaborated Design	Properties		2 – D B X	Strategy:		Vivado !	Synthe	sis Defaults					Part:			×	cvu9p-flg	a2104-2L-e					
				Report Str	rategy:	Vivado !	Synthe	sis Default F	eports				Strat	egy:		Ň	/ivado Imp	plementatio	n Defaults				
✓ SYNTHESIS			•	Increment	tal synthesis:	None							Repo	ort Strateg	y:	V	/ivado Imp	plementatio	n Default Reports				
Run Synthesis													incre	mental im	piemeni	tation: P	vone						
> Open Synthesized Design													-							Contrary 1	Links I. Dulan	M.C. data	
				DRC Violations						Timing Setup Hold Pulse Width						width							
 IMPLEMENTATION 				Summary:	🙂 1 warnin	g							Worst Negative Slack (WNS): 0.263 ns										
Run Implementation	Select an object to s	ee properties		Implemen	ited DRC Repo	ort							Tota	I Negative	Slack (T	NS):	0 ns						
> Open Implemented Design													Num	ber of Fail	ing End	points:	0						
													Tota	Number	of Endpo	oints:	62828						
 PROGRAM AND DEBUG 													Impi	emented	I iming K	eport							
Senerate Bitstream										Doct Cumthonic	Dest Invelore										Commence 1	On Chin	
> Open Hardware Manager				Utilization	1					-Ost-Synthesis	Post-impien	rentation	Powe	er							Summary	On-Chip	\sim
	Tel Consela Managera Las I	Des	sing Dung																				
	Tci Console Messages Log F	ceports De	sign Kuns ×																			? _ 🗆	3
		» + %																					
	Name	Constraints	Status		Incremental	WNS T	'NS \	WHS THS	TPWS	Total Power	Failed Routes	LUT FF	BRAMs	URAM	DSP	Start		Elapsed	Run Strategy				
	✓ ✓ synth_1	constrs_1	synth_design Comp	olete! (Off							1497€ 16	1. 3.0	0	0	7/16/20,	11:38 AM	00:03:46	Vivado Synthesis I	Defaults* (Vivac	to Synthesis 20)18)	_
	V Impl_1	constrs_1	write_bitstream Co	mpietel	UII	0.263 0	.000 (0.010 0.00	0.000	4.346	0	18312 31	21 43.0	0	0	//16/20,	11:42 AM	00:28:36	vivado Implemen	tation Defaults	(Vivado Impler	mentation 201	8)
	 Out-or-Context Module Runs via control val18 		Lieing cached ID ro	tulte																			
	✓ vio_control_vcurro		Using cached IP re	alts																			
	✓ gty_maxer_ming		Using cached IP re	sults																			
	✓ mmcm_tclink_ultrascale_plus		Using cached IP re	sults																			
	<							_															>

TCLink VCU118 - eduardo.brandao.de.souza.mendes@cern.ch

4. Hardware (clocks, modules)*

- CLKGEN: Free-running reference clock providing 320MHz and 40MHz for masters
- FMC GBT SFP: custom design from Stephane Detraz (CERN EP-ESE), the design uses GBTCLKO for the master, an SFP in DPO for the master and FMC_LA00_CC_P for the slave recovered clock. Obs: connect jumper to W1.
- Si5345/44: Silicon Labs PLL featuring fixed-latency in ZDM mode
- SAMTEC FIREFLY: Samtec BIDIR firefly module



5. Hardware (fiber)

- SFPA or SFPB TX to Firefly channel 0 Rx
- SFPA or SFPB RX to Firefly channel 0 Tx
- SFPA or SFPB both implement a master. The other one can be connected in loopback.





- 6. program VCU118 free-running MGT clock using system controller user interface (documentation VCU118)
 - This clock is used as a reference for the slave MGT Rx

🕵 vci	J118 SCUI				_	Х
Clocks	Voltages	Power	FMC	Get EEPROM Data About		
Set	Read	Set Boot	Frequen	/		
	Set S	6i570_0 Fr	equency	Frequency (10-800MHz):		
	Set S	Si570_1 Fr	equency	Frequency (10-800MHz): 320		
	Set S	6i570_2 Fr	equency	Frequency (10-800MHz):		
	Set	Si5328 Fre	equency	Frequency (0.008-808MHz):		
Success r	running "S	et Si570_1	Frequen	/".		

7. program FPGA ☺

- 8. The design can be controlled using the VIO graphical interface in Vivado
- 9. Reset Master0 Tx (Reset Tx PLL and datapath)
 - Check tx_ready

10. Reset Master1 Tx (Reset Tx datapath)

- OBS: Master0 and Master1 share a QPLL and therefore only the reset of Tx PLL and datapath of Master0 is connected to PLL
- Check tx_ready

11. Reset Slave Rx (Reset Rx PLL and datapath)

- Check rx frame is locked
- A common issue if the frame is not locked is some polarity inversion. Try to invert the Rx polarity in case the link does not lock.

hw_vio_1 hw_vio_3 hw_vio_2 ×									
Search: Q- tx 💿 (18 matches)									
Name	Value	Activity	Direction	VIO					
<pre>¬_ master_core_stat[0][mgt_txpll_lock]</pre>	[B] 1		Input	hw_vio_2					
l, master_core_stat[0][mgt_tx_ready]	[B] 1		Input	hw_vio_2					
1 master_mgt_reset_tx_pll_and_datapath_1[0:0]	0		Output	hw_vio_2					

hw_vio_1 hw_vio_3 × hw_vio_2								
Q 素 ≑ + −								
Search: Q. tx	(18 matches)							
Name	Value	Activity	Direction	VIO				
l> master_core_stat[1][mgt_tx_ready]	[B] 1		Input	hw_vio_3				
7. master_core_stat[1][mgt_txpll_lock]	[B] 1		Input	hw_vio_3				
1 master_mgt_reset_tx_datapath[1:1]	0		Output	hw_vio_3				

hw_vio_1 × hw_vio_3 hw_vio_2				
Q 素 ≑ + −				
Search: Q- rx	🛞 (31 m	atches)		
Name	Value	Activity	Direction	VIO
lave_core_stat[mgt_rxpll_lock]	[B] 1		Input	hw_vio_1
<pre>lave_core_stat[mgt_rx_ready]</pre>	[B] 1		Input	hw_vio_1
le slave_mgt_reset_rx_pll_and_datapath	0		Output	hw_vio_1



- 12. Reset Slave Tx (Reset Tx PLL and datapath)
 - Check tx_ready



hw_vio_1 hw_vio_3 hw_vio_2 ×									
Q X + -									
Search: 🔍 rx 💿 (31 matches)									
Name	Value	Activity	Direction	VIO					
1, master_core_stat[0][mgt_rxpll_lock]	[B] 1		Input	hw_vio_2					
1, master_core_stat[0][mgt_rx_ready]	[B] 1	†	Input	hw_vio_2					
🚡 master_mgt_reset_rx_datapath_1[0:0]	0		Output	hw_vio_2					
l. master_core_stat[0][rx_frame_locked]	[B] 1	t	Input	hw_vio_2					

hw_vio_1 hw_vio_3 × hw_vio_2									
Q 素 ≑ + −									
Search: 🔍 rx 🛞 (31 matches)									
Name	Value	Activity	Direction	VIO					
<pre>l_ master_core_stat[1][mgt_rx_ready]</pre>	[B] 1		Input	hw_vio_3					
🚡 master_mgt_reset_rx_datapath[1:1]	0		Output	hw_vio_3					
la master_core_stat[1][rx_frame_locked]	[B] 1		Input	hw_vio_3					
a master_core_stat[1][mgt_rxpll_lock]	[B] 1		Input	hw_vio_3					

13. Reset MasterO Rx (Reset Rx datapath)

- Check rx frame is locked
- OBS: since master has Tx and Rx PLL shared, do not use Reset Rx PLL and datapath

14. Reset Master1 Rx (Reset Rx datapath)

- Check rx frame is locked
- OBS: since master has Tx and Rx PLL shared, do not use Reset Rx PLL and datapath



15. Check that all links are locked using the ILA

_ila_1 × hw_vios ×												? 🗆
Waveform - hw_ila_1												? _ 🗆 X
Q + − & ► ≫ ■ 0	≩ @ Q ∷ +	H H	18 Br +	[e ∍ [[]							•
ILA Status: Waiting For Trigger (512 out of 10	0 024 samples)						Т					
Name	Value 0		100 .	200	³⁰⁰ , ⁴	00 .	1 ⁵⁰⁰ .	600	700	800	900	. 1,00
> 😻 prbschk_master_reset[1:0]	going_hunt					······	going_hunt)
> 😻 prbschk_slave_frame[233:0]	297af10c49a10aft											
> 😻 prbsgen_master_data_valid[1:0]	3											
> 😻 prbsgen_master_frame[0][233:0]	2109ad80783b1ef											
> V prbsgen_master_frame[1][233:0]	0d09d0d86797a92											
> V prbsgen_slave_frame[233:0]	0383a4e7ee70344											
prbschk_slave_error	0											
prbschk_slave_locked	1											
prbschk_slave_reset	0											
		dated at:	2020-Jul-16 1	3:47:30		-		-		_		
Settings - hw_ila_1 Status - hw_ila_1 ×				? _ 🗆	Trigger Setup -	hw_ila_1	× Capture Setu	ıp - hw_ila	.1			? _
🥲 🕨 🔉 📕 🤮					Q + -	₽						
Core status	Trigger				Name	0	Operator	Radix		Value		Port
					prbschk_slave_lo	ocked !	=	✓ [B]	~	1	~	probe11[0]
Capture status - Window 1 of 1					prbschk_master	locked !	=	✓ [B]	~	11	~	probe2[1:0]
Window sample 512 of 1024												
<mark>50</mark> %												
					· · · · · · · · · · · · · · · · · · ·							



- 16. The design can be also controlled in Python3 (for repetitive tests)
 - a. Execute **software/jtag_server/jtag_server_vcu118.tcl** in Vivado batch mode (an example for Windows in software/jtag_server/execute_jtag_server_vcu118.bat)

Jtag server example



Python example

- e. Additional features:
 - a. Preset design (function preset())
 - b. Reprogram FPGA (function **fpga_program()**)
 - c. Sysmon monitoring (function save_sysmon_state(name_file))

Fixed latency CDC 40-320 (for master and slave)



- If required, the CDC for Tx (40MHz to 320MHz) and Rx (320MHz to 40MHz) allow a fixed-latency operation after resets
 - In order to achieve fixed-latency, the phase has to be forced after the first reset
 - Example for master0 Tx

tx40_phase = dut.get_property('master_core_stat[0][phase_cdc40_tx]')

dut.set_property('master_core_ctrl[0][phase_cdc40_tx_calib]', tx40_phase)

dut.set_property('master_core_ctrl[0][phase_cdc40_tx_force]', 1)

hw_vio_1 hw_vio_3 hw_vio_2 ×										
$\mathbf{Q} \mid \mathbf{\Xi} \mid \mathbf{\varphi} \mid \mathbf{+} \mid \mathbf{-} \mid$										
Search: 🔍 cdc40_tx 💿 (3 m	atches)									
Name	Value	Activity	Direction	VIO						
> 1 master_core_stat[0][phase_cdc40_tx][9:0]	[H] 180		Input	hw_vio_2						
> 1 master_core_ctrl[0][phase_cdc40_tx_calib][9:0]	[H] 180 ·		Output	hw_vio_2						
le master_core_ctrl[0][phase_cdc40_tx_force]	[B] 1 🔹		Output	hw_vio_2						

• Example for master0 Rx

rx40_phase = dut.get_property('master_core_stat[0][phase_cdc40_rx]')

dut.set_property('master_core_ctrl[0][phase_cdc40_rx_calib]', rx40_phase)

dut.set_property('master_core_ctrl[0][phase_cdc40_rx_force]', 1)

hw_vio_1 hw_vio_3 hw_vio_2 ×									
Search: 🔍 cdc40_rx 💿 (3 m	atches)								
Name	Value	Activity	Direction	VIO					
> 🐌 master_core_stat[0][phase_cdc40_rx][2:0]	[H] 0		Input	hw_vio_2					
> 1 master_core_ctrl[0][phase_cdc40_rx_calib][2:0]	[H] 0		Output	hw_vio_2					
la master_core_ctrl[0][phase_cdc40_rx_force]	[B] 1	·	Output	hw_vio_2					

MGT Tx fixed-phase (for master and slave)



- HPTD IP core (more information on <u>HPTD IP documentation</u>)
 - In order to freeze a given Tx PI phase value (after first reset) example for master0 tx_phase = dut.get_property('master_core_stat[0][mgt_hptd_tx_pi_phase]') dut.set_property('master_core_ctrl[0][mgt_hptd_tx_pi_phase_calib]', tx_phase) dut.set_property('master_core_ctrl[0][mgt_hptd_tx_ui_align_calib]', 1)

hw_vio_1 hw_vio_3 hw_vio_2 ×								
Q ≚ ≑ + −								
Search: 🔍 hptd 🛞 (8 ma	atches)							
Name	Value		Activity	Direction	VIO			
□ master_core_ctrl[0][mgt_hptd_ps_strobe]	[B] 0	*		Output	hw_vio_2			
> 🐌 master_core_ctrl[0][mgt_hptd_tx_pi_phase_calib][6:0]	[H] 3D	*		Output	hw_vio_2			
la master_core_ctrl[0][mgt_hptd_tx_ui_align_calib]	[B] 1	•		Output	hw_vio_2			
> 1 master_core_ctrl[0][mgt_hptd_ps_phase_step][3:0]	[H] 0	•		Output	hw_vio_2			
">master_core_stat[0][mgt_hptd_ps_done_latched]	[B] 0			Input	hw_vio_2			
> 🐌 master_core_stat[0][mgt_hptd_tx_pi_phase][6:0]	[H] 3D			Input	hw_vio_2			
> 1 master_core_stat[0][mgt_hptd_tx_fifo_fill_pd][31:0]	[H] 001B_39DA		\$	Input	hw_vio_2			
le master_core_ctrl[0][mgt_hptd_ps_inc_ndec]	[B] 0	•		Output	hw_vio_2			

• The user can also shift the phase with o(ps) resolution using the mgt_hptd_ps_inc_ndec (increment or decrement), mgt_hptd_ps_phase_step and mgt_hptd_ps_strobe signals

MGT Rx fixed-phase

- Slave fixed-latency is only supported in buffer-bypass and rxslide in PMA mode (this is not recommended by Xilinx)
 - This is related to IpGBT-FPGA frame aligner design
 - Another potential mode is the roulette approach (reset until locked)
- Master fixed-latency is not necessary (TCLink takes into account, mathematically, number of Rxslide pulses in the master side)
- Rx equalizer adaptation does not seem to need to be frozen in LPM mode (Rx equalizer impact on fixed-phase report)

TCLink basic configuration

• Before closing the loop, the offset phase has to be measured (procedure to be done once after first reset):

dut.set_property('master_core_ctrl[0][tclink_offset_error]', 0)

Wait for at least one second...

offset = dut.get_property('master_core_stat[0][tclink_error_controller]')

dut.set_property('master_core_ctrl[0][tclink_offset_error]', offset)

• Close-loop:

dut.set_property('master_core_ctrl[0][tclink_close_loop]', 1)

- An example of how to configure TCLink in the example design and run a transfer function in the FPGA (using the TCLink tester) is given in the script **software/fpga_transfer_function_vcu118.py**
- Read official tclink reference note on how to convert phase measurement values to ps

Additional MGT features

• Dynamic reconfiguration port

• Internal MGT PRBS

- IpGBT-FPGA Rx is kept reset when internal PRBS is selected
- 0000 = Normal operation

0001 = PRBS-7

- 0010 = PRBS-9
- 0011 = PRBS-15
- 0100 = PRBS-23
- 0101 = PRBS-31
- 1001 = Square wave with 2 UI (alternating 0s/1s)
- 1010 = Square wave with 32 UI

• Transceiver Loopback

- 000 = Normal operation
- 001 = Near-End PCS Loopback
- 010 = Near-End PMA Loopback
- 100 = Far-End PMA Loopback
- 110 = Far-End PCS Loopback

Q ₹ ≑ + -			
Search: Q- drp	(6 matches)		
Name	Value		Activity
l_{e} master_core_ctrl[0][mgt_drpen]	[B] 0	•	
I _* master_core_stat[0][mgt_drprdy_latched]	[B] 0		
$>$ \mathbb{T}_{e} master_core_ctrl[0][mgt_drpaddr][9:0]	[H] 000	•	
$>$ 1 master_core_ctrl[0][mgt_drpdi][15:0]	[H] 0000	-	
> 1 master_core_stat[0][mgt_drpdo][15:0]	[H] 0000		

hw_vio_1 hw_vio_3 hw_vio_2 ×

la master_core_ctrl[0][mgt_drpwe]

hw_vio_1 hw_vio_3 hw_vio_2 ×				
Search: Q- prbs (6 matches)				
Name	Value	Activity	Direction	VIO
↓ master_core_ctrl[0][mgt_txprbsforceerr]	[B] 0		Output	hw_vio_2
> 🗓 master_core_ctrl[0][mgt_rxprbssel][3:0]	[H] 0		Output	hw_vio_2
□, master_core_stat[0][mgt_rxprbserr]	[B] 0		Input	hw_vio_2
la master_core_ctrl[0][mgt_rxprbscntreset]	[B] 0		Output	hw_vio_2
> 1/a master_core_ctrl[0][mgt_txprbssel][3:0]	[H] 0		Output	hw_vio_2
¬↓ master_core_stat[0][mgt_rxprbslocked]	[B] 0		Input	hw_vio_2
hw_vio_1 hw_vio_3 hw_vio_2 ×				
Search: Q- loopback (1 match)				
Name	Value	Activity	Direction	VIO
> 🖫 master_core_ctrl[0][mgt_loopback][2:0]	[H] 0 ·		Output	hw_vio_2

[B] 0



VIO

hw_vio_2

hw_vio_2

hw_vio_2

hw_vio_2 hw vio 2

hw_vio_2

Direction

Output

Input Output

Output

Output

Input