

TCLink

VCU118 example design quick start guide

Eduardo Mendes

Basic configuration

1. clone GIT repository
2. run **tclink_vcu118.tcl** script in **Vivado 2019.1** in batch mode (an example in **tclink_vcu118.bat** for Windows)
3. once the project is created and the physical implementation is finished, you can open the Vivado project



Basic configuration

4. Hardware (clocks, modules)*
   - CLKGEN: Free-running reference clock providing 320MHz and 40MHz for masters
   - FMC GBT SFP: custom design from Stephane Detraz (CERN EP-ESE), the design uses GBTCLK0 for the master, an SFP in DP0 for the master and FMC_LA00_CC_P for the slave recovered clock. Obs: connect jumper to W1.
   - Si5345/44: Silicon Labs PLL featuring fixed-latency in ZDM mode
   - SAMTEC FIREFLY: Samtec BIDIR firefly module



* This design uses very specific hardware to emulate a real TCLink system. The design can also work in MGT loopback modes in case of need. Contact us in case of need!

Basic configuration

5. Hardware (fiber)
   - SFPA or SFPB TX to Firefly channel 0 Rx
   - SFPA or SFPB RX to Firefly channel 0 Tx
   - SFPA or SFPB both implement a master. The other one can be connected in loopback.



Basic configuration

6. program VCU118 free-running MGT clock using **system controller** user interface (documentation VCU118)
   - This clock is used as a reference for the slave MGT Rx



7. program FPGA ☺

Basic configuration

8. The design can be controlled using the VIO graphical interface in Vivado

9. Reset Master0 Tx (Reset Tx PLL and datapath)
   - Check tx_ready

10. Reset Master1 Tx (Reset Tx datapath)
    - OBS: Master0 and Master1 share a QPLL and therefore only the reset of Tx PLL and datapath of Master0 is connected to PLL
    - Check tx_ready

11. Reset Slave Rx (Reset Rx PLL and datapath)
    - Check rx frame is locked
    - A common issue if the frame is not locked is some polarity inversion. Try to invert the Rx polarity in case the link does not lock.







Basic configuration

12. Reset Slave Tx (Reset Tx PLL and datapath)
    - Check tx_ready



13. Reset Master0 Rx (Reset Rx datapath)
    - Check rx frame is locked
    - OBS: since master has Tx and Rx PLL shared, do not use Reset Rx PLL and datapath



14. Reset Master1 Rx (Reset Rx datapath)
    - Check rx frame is locked
    - OBS: since master has Tx and Rx PLL shared, do not use Reset Rx PLL and datapath



Basic configuration

15. Check that all links are locked using the ILA



Basic configuration

16. The design can be also controlled in **Python3** (for repetitive tests)
    a. Execute **software/jtag_server/jtag_server_vcu118.tcl** in Vivado batch mode (an example for Windows in software/jtag_server/execute_jtag_server_vcu118.bat)

Jtag server example



Python example

```
PS E:\design_tclink\tclink_multilink\software> python
Python 3.5.2 (v3.5.2:4def2a2901a5, Jun 25 2016, 22:01:18) [MSC v.1900 32 bit (Intel)] on win32
Type "help", "copyright", "credits" or "license" for more information.
>>> from tclink_core.tclink_fpga import TCLink
>>> tclink = TCLink()
>>> probes_text = tclink.print_probes()
|-------------------------------------------------------------------------------------------------------|
|                                                PROPERTY | DIR | SIZE |           INIT|        CURRENT|
|-------------------------------------------------------------------------------------------------------|
|                master_core_ctrl[1][rx_fec_corrected_clear] | out |    1 |              0|              1|
|                          master_core_ctrl[1][mgt_loopback] | out |    3 |              0|              0|
|                master_core_ctrl[1][mgt_rxeq_rxlpmosovrden] | out |    1 |              0|              0|
|       master_tclink_ctrl[0][tclink_debug_tester_nco_scale] | out |    5 |             20|             20|
|                                  prbschk_slave_locked_sync |  in |    1 |              -|              1|
|              master_core_stat[0][mgt_hptd_tx_fifo_fill_pd] |  in |   32 |              -|        1793798|
|                                 prbschk_master_locked_sync |  in |    1 |              -|              1|
|                    slave_core_ctrl[mgt_rxeq_rxlpmosovrden] | out |    1 |              0|              0|
|                         master_core_stat[1][mgt_powergood] |  in |    1 |              -|              1|
|                     master_core_stat[1][mgt_rxeq_dmonitor] |  in |   16 |              -|              0|
|                  master_core_ctrl[1][phase_cdc40_rx_calib] | out |    3 |              0|              0|
|                master_core_ctrl[1][mgt_rxeq_rxlpmgcovrden] | out |    1 |              0|              0|
|                master_core_ctrl[1][mgt_rxeq_rxdfelfovrden] | out |    1 |              0|              0|
|                    master_tclink_stat[1][tclink_phase_acc] |  in |   16 |              -|              0|
|                      master_core_ctrl[1][mgt_rxeq_rxlpmen] | out |    1 |              1|              1|
|                        master_core_stat[0][mgt_rxpll_lock] |  in |    1 |              -|              1|
|  master_tclink_ctrl[1][tclink_debug_tester_enable_stimulis] | out |    1 |              0|              0|
```

c. Check VIO probes available →

d. Set/get a probe value →

```
>>> tclink.get_property('master_core_ctrl[0][mgt_rxpolarity]')
0
>>> tclink.set_property('master_core_ctrl[0][mgt_rxpolarity]',1)
1
>>> tclink.get_property('master_core_ctrl[0][mgt_rxpolarity]')
1
```

e. Additional features:
    a. Preset design (function preset())
    b. Reprogram FPGA (function fpga_program())
    c. Sysmon monitoring (function save_sysmon_state(name_file))

Fixed latency CDC 40-320 (for master and slave)

- If required, the CDC for Tx (40MHz to 320MHz) and Rx (320MHz to 40MHz) allow a fixed-latency operation after resets
  - In order to achieve fixed-latency, the phase has to be forced after the first reset
  - Example for master0 Tx

```
tx40_phase = dut.get_property('master_core_stat[0][phase_cdc40_tx]')
dut.set_property('master_core_ctrl[0][phase_cdc40_tx_calib]', tx40_phase)
dut.set_property('master_core_ctrl[0][phase_cdc40_tx_force]', 1)
```



  - Example for master0 Rx

```
rx40_phase = dut.get_property('master_core_stat[0][phase_cdc40_rx]')
dut.set_property('master_core_ctrl[0][phase_cdc40_rx_calib]', rx40_phase)
dut.set_property('master_core_ctrl[0][phase_cdc40_rx_force]', 1)
```



MGT Tx fixed-phase (for master and slave)

- HPTD IP core (more information on HPTD IP documentation)
  - In order to freeze a given Tx PI phase value (after first reset) – example for master0

```
tx_phase = dut.get_property('master_core_stat[0][mgt_hptd_tx_pi_phase]')
dut.set_property('master_core_ctrl[0][mgt_hptd_tx_pi_phase_calib]', tx_phase)
dut.set_property('master_core_ctrl[0][ mgt_hptd_tx_ui_align_calib]', 1)
```



  - The user can also shift the phase with o(ps) resolution using the mgt_hptd_ps_inc_ndec (increment or decrement), mgt_hptd_ps_phase_step and mgt_hptd_ps_strobe signals

MGT Rx fixed-phase



- Slave fixed-latency is only supported in buffer-bypass and rxslide in PMA mode (this is not recommended by Xilinx)
  - This is related to lpGBT-FPGA frame aligner design
  - Another potential mode is the roulette approach (reset until locked)

- Master fixed-latency is not necessary (TCLink takes into account, mathematically, number of Rxslide pulses in the master side)

- Rx equalizer adaptation does not seem to need to be frozen in LPM mode (Rx equalizer impact on fixed-phase report)

TCLink basic configuration



- Before closing the loop, the offset phase has to be measured (procedure to be done once after first reset):

```
dut.set_property('master_core_ctrl[0][tclink_offset_error]', 0)
Wait for at least one second…
offset = dut.get_property('master_core_stat[0][tclink_error_controller]')
dut.set_property('master_core_ctrl[0][tclink_offset_error]', offset)
```

- Close-loop:

```
dut.set_property('master_core_ctrl[0][tclink_close_loop]', 1)
```

- An example of how to configure TCLink in the example design and run a transfer function in the FPGA (using the TCLink tester) is given in the script **software/fpga_transfer_function_vcu118.py**

- **Read official tclink reference note on how to convert phase measurement values to ps**

Additional MGT features

- Dynamic reconfiguration port

- Internal MGT PRBS
  - lpGBT-FPGA Rx is kept reset when internal PRBS is selected

0000 = Normal operation
0001 = PRBS-7
0010 = PRBS-9
0011 = PRBS-15
0100 = PRBS-23
0101 = PRBS-31
1001 = Square wave with 2 UI (alternating 0s/1s)
1010 = Square wave with 32 UI



- Transceiver Loopback

000 = Normal operation
001 = Near-End PCS Loopback
010 = Near-End PMA Loopback
100 = Far-End PMA Loopback
110 = Far-End PCS Loopback