# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ngFECKU115_pcie.srcs/sources_1/cntr_rst_ctrl.vhd" \
"../../../../ngFECKU115_pcie.srcs/sim_1/new/rst_ctrl_tb.vhd" \

# Do not sort compile order
nosort