axi_chip2chip_64B66B.v,verilog,xil_defaultlib,../../../../ngFECKU115_pcie.srcs/sources_1/ip/axi_chip2chip_64B66B/sim/axi_chip2chip_64B66B.v,
glbl.v,Verilog,xil_defaultlib,glbl.v