Record=TopLevelDocument|FileName=T1.SchDoc
Record=SheetSymbol|SourceDocument=SFP+.SchDoc|Designator=U_SlowControl|SchDesignator=U_SlowControl|FileName=SlowControl.SchDoc|SymbolType=Normal|RawFileName=SlowControl.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=T1.SchDoc|Designator=U_ddr3|SchDesignator=U_ddr3|FileName=ddr3.SchDoc|SymbolType=Normal|RawFileName=ddr3.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=T1.SchDoc|Designator=U_SFP+|SchDesignator=U_SFP+|FileName=SFP+.SchDoc|SymbolType=Normal|RawFileName=SFP+.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=T1.SchDoc|Designator=U_SysMon|SchDesignator=U_SysMon|FileName=SysMon.SchDoc|SymbolType=Normal|RawFileName=SysMon.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=T1.SchDoc|Designator=U_T1_conn|SchDesignator=U_T1_conn|FileName=T1_conn.SchDoc|SymbolType=Normal|RawFileName=T1_conn.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=T1.SchDoc|Designator=U_T1_FPGApower|SchDesignator=U_T1_FPGApower|FileName=T1_FPGApower.SchDoc|SymbolType=Normal|RawFileName=T1_FPGApower.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=T1.SchDoc|Designator=U_T1_power|SchDesignator=U_T1_power|FileName=T1_power.SchDoc|SymbolType=Normal|RawFileName=T1_power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID=