SYMeDfj0àk kÐ ÐÿkÈÈ`ÿk ˜0˜`ÿk¸¸ ÿk ˆ0ˆàÿk¨¨àÿk x0x k˜˜`k h0h kˆˆ kxxàkhh kXX k X0X`kHH k88 k((àk lÐl  Ð qÃhÀvCHANNEL[1][95..0]pÈq°“h€vOUTCH0_[95..0]p0˜q³h€vCHANNEL[2][95..0]p¸q°ƒh€vOUTCH1_[95..0]p0ˆq£h€vCHANNEL[3][95..0]p¨q°sh€vOUTCH2_[95..0]p0xq“h€vCHANNEL[4][95..0]p˜q°ch€vOUTCH3_[95..0]p0hqƒh€vCHANNEL[5][95..0]pˆqsh€vCHANNEL[6][95..0]pxqch€vCHANNEL[7][95..0]phqSh€vCHANNEL[8][95..0]pXq¸Sh€v FPGA_ID[7..0]p0XqCh€vCHANNEL[9][95..0]pHq3h€vCHANNEL[10][95..0]p8q#h€vCHANNEL[11][95..0]p(qh€vCHANNEL[12][95..0]pqrÑn€vequationhq)f€v0t