

CMOS SyncFIFO™ 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18

FEATURES:

- 256 x 18-bit organization array (IDT72205LB)
- 512 x 18-bit organization array (IDT72215LB)
- 1,024 x 18-bit organization array (IDT72225LB)
- 2,048 x 18-bit organization array (IDT72235LB)
- 4,096 x 18-bit organization array (IDT72245LB)
- 10 ns read/write cycle time
- · Empty and Full flags signal FIFO status
- · Easily expandable in depth and width
- Asynchronous or coincident read and write clocks
- Programmable Almost-Empty and Almost-Full flags with default settings
- Half-Full flag capability
- Dual-Port zero fall-through time architecture
- Output enable puts output data bus in high-impedance state
- High-performance submicron CMOS technology
- Available in a 64-lead thin quad flatpack (TQFP/STQFP) and plastic leaded chip carrier (PLCC)
- Industrial temperature range (-40°C to +85°C) is available

DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs


are applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and an input enable pin (WEN). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (\overline{OE}) is provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty ($\overline{\text{EF}}$) and Full ($\overline{\text{FF}}$), and two programmable flags, Almost-Empty ($\overline{\text{PAE}}$) and Almost-Full ($\overline{\text{PAF}}$). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the Load pin ($\overline{\text{LD}}$). A Half-Full flag ($\overline{\text{HF}}$) is available when the FIFO is used in a single device configuration.

These devices are depth expandable using a Daisy-Chain technique. The XI and \overline{XO} pins are used to expand the FIFOs. In depth expansion configuration, \overline{FL} is grounded on the first device and set to HIGH for all other devices in the Daisy Chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated using IDT's high-speed submicron CMOS technology.




COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

©1999 Integrated Device Technology, Inc.

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

PIN CONFIGURATIONS



PIN DESCRIPTION

Symbol	Name	I/O	Description
D0–D17	Data Inputs	Ι	Data inputs for a 18-bit bus.
RS	Reset	Ι	When $\overline{\text{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{PAF}}$ go HIGH, and $\overline{\text{PAE}}$ and $\overline{\text{EF}}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	Ι	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WEN	Write Enable	Ι	When $\overline{\text{WEN}}$ is LOW and $\overline{\text{LD}}$ is HIGH, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When $\overline{\text{WEN}}$ is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW.
RCLK	Read Clock	Ι	When $\overline{\text{REN}}$ is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
REN	Read Enable	Ι	When $\overline{\text{REN}}$ is LOW and $\overline{\text{LD}}$ is HIGH, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When $\overline{\text{REN}}$ is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the $\overline{\text{EF}}$ is LOW.
ŌĒ	Output Enable	Ι	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
LD	Load	Ι	When $\overline{\text{LD}}$ is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when $\overline{\text{WEN}}$ is LOW. When $\overline{\text{LD}}$ is LOW, data on the outputs Q0–Q11 is read from the offset and depth registers on the LOW-to- HIGH transition of the RCLK, when $\overline{\text{REN}}$ is LOW.
FL	First Load	Ι	In the single device or width expansion configuration, \overline{FL} is grounded. In the depth expansion configuration, \overline{FL} is grounded on the first device (first load device) and set to HIGH for all other devices in the Daisy Chain.
WXI	Write Expansion	Ι	In the single device or width expansion configuration, \overline{WXI} is grounded. In the depth expansion configuration, \overline{WXI} is connected to \overline{WXO} (Write Expansion Out) of the previous device.
RXI	Read Expansion	Ι	In the single device or width expansion configuration, \overline{RXI} is grounded. In the depth expansion configuration, \overline{RXI} is connected to \overline{RXO} (Read Expansion Out) of the previous device.
FF	Full Flag	0	When $\overline{\text{FF}}$ is LOW, the FIFO is full and further data writes into the input are inhibited. When $\overline{\text{FF}}$ is HIGH, the FIFO is not full. $\overline{\text{FF}}$ is synchronized to WCLK.
ĒF	Empty Flag	0	When $\overline{\text{EF}}$ is LOW, the FIFO is empty and further data reads from the output are inhibited. When $\overline{\text{EF}}$ is HIGH, the FIFO is not empty. $\overline{\text{EF}}$ is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for IDT72205LB, 63 from empty for IDT72215LB, and 127 from empty for IDT7225LB/72235LB/72245LB.
PAF	Programmable Almost-Full Flag	0	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is 31 from full for IDT72205LB, 63 from full for IDT72215LB, and 127 from full for IDT72225LB/72235LB/72245LB.
WXO/HF	Write Expansion Out/Half-Full Flag	0	In the single device or width expansion configuration, the device is more than half full when \overline{HF} is LOW. In the depth expansion configuration, a pulse is sent from \overline{WXO} to \overline{WXI} of the next device when the last location in the FIFO is written.
RXO	Read Expansion Out	0	In the depth expansion configuration, a pulse is sent from $\overline{\text{RXO}}$ to $\overline{\text{RXI}}$ of the next device when the last location in the FIFO is read.
Q0–Q17	Data Outputs	0	Data outputs for a 18-bit bus.
Vcc	Power		+5V power supply pins.
GND	Ground		Eight ground pins for the PLCC and seven pins for the TQFP/STQFP.

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Com'l & Ind'l	Unit				
Vterm	Terminal Voltage with respect to GND	-0.5 to +7.0	V				
Tstg	Storage Temperature	-55 to +125	°C				
Ιουτ	DC Output Current	-50 to +50	mA				

NOTE:

2766 tbl 02

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Com'l/Ind'l	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
Viн	Input High Voltage Com'l/Ind'l	2.0	_	_	V
VIL ⁽¹⁾	Input Low Voltage Com'l/Ind'l			0.8	V
ΤΑ	Operating Temperature Commercial	0		70	°C
ΤΑ	Operating Temperature Industrial	-40	_	85	°C

NOTE:

2766 tbl 03

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $5V \pm 10\%$, TA = $0^{\circ}C$ to + $70^{\circ}C$; Industrial: Vcc = $5V \pm 10\%$, TA = $-40^{\circ}C$ to + $85^{\circ}C$)

	IDT72205LB IDT72215LB IDT7225LB IDT72235LB IDT72245LB Commercial and Industrial ⁽¹⁾ tCLK = 10, 15, 25 ns				
Symbol	Parameter	Min.	Тур.	Max.	Unit
ILI ⁽²⁾	Input Leakage Current (any input)	-1	—	1	μΑ
ILO ⁽³⁾	Output Leakage Current	-10	—	10	μΑ
Vон	Output Logic "1" Voltage, IOн = -2 mA	2.4	—	—	V
Vol	Output Logic "0" Voltage, IoL = 8 mA	—	_	0.4	V
ICC1 ^(4,5,6)	Active Power Supply Current	_		60	mA
ICC2 ^(4,7)	Standby Current	_	—	5	mA

NOTES:

1. Industrial temperature range product for the 25 ns speed grade is available as a standard device. All other speed grades are available by special order.

2. Measurements with $0.4 \le V_{IN} \le V_{CC}$.

3. $\overline{OE} \ge VIH, 0.4 \le VOUT \le VCC.$

4. Tested with outputs open (IOUT = 0).

5. RCLK and WCLK toggle at 20 MHZ and data inputs switch at 10 MHz.

 For the 72205/72215/72225 the typical lcc1 = 1.81 + 1.12*fs + 0.02*CL*fs (in mA); for the 72235/72245 the typical lcc1 = 2.85 + 1.30*fs + 0.02*CL*fs (in mA).

These equations are valid under the following conditions: $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $f_S = WCI K$ frequency = RCI K frequency (in M

Vcc = 5V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).

7. All Inputs = Vcc - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

s	Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C	CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
C	Cout ^(1,2)	Output Capacitance	Vout = 0V	10	pF

NOTES:

1. With output deselected, ($\overline{OE} \ge VIH$).

2. Characterized values, not currently tested.

AC TEST CONDITIONS

GND to 3.0V
3ns
1.5V
1.5V
See Figure 1

2766 tbl 06

2766 tbl 04

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V \pm 10%, TA = 0°C to +70°C; Industrial: Vcc = 5V \pm 10%, TA = -40°C to +85°C)

			Commercial			Com'l 8		
		72205LB10 72215LB10 72225LB10 72235LB10 72245LB10		72205LB15 72215LB15 72225LB15 72235LB15 72245LB15		72205LB25 72215LB25 72225LB25 72235LB25 72235LB25 72245LB25		
Symbol	Parameter	Min. Max.		Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	—	100		66.7		40	MHz
tA	Data Access Time	2	6.5	2	10	2	15	ns
tc∟ĸ	Clock Cycle Time	10	—	15	_	25	—	ns
t CLKH	Clock HIGH Time	4.5		6		10	_	ns
t CLKL	Clock LOW Time	4.5		6		10	—	ns
tos	Data Set-up Time	3		4		6	—	ns
tdн	Data Hold Time	0		1		1	_	ns
t ENS	Enable Set-up Time	3	-	4	-	6	—	ns
t ENH	Enable Hold Time	0		1	_	1	_	ns
trs	Reset Pulse Width ⁽²⁾	10	-	15	_	25	—	ns
trss	Reset Set-up Time	8		10	_	15	—	ns
trsr	Reset Recovery Time	8	ļ	10	_	15	—	ns
trsf	Reset to Flag and Output Time		15	_	20	_	25	ns
toLz	Output Enable to Output in Low-Z ⁽³⁾	0		0		0	_	ns
toe	Output Enable to Output Valid	3	6	3	8	3	12	ns
tонz	Output Enable to Output in High-Z ⁽³⁾	3	6	3	8	3	12	ns
twff	Write Clock to Full Flag	_	6.5	_	10		15	ns
tref	Read Clock to Empty Flag		6.5	_	10		15	ns
t PAF	Clock to Programmable Almost-Full Flag	Ξ	17	—	24	—	26	ns
t PAE	Clock to Programmable Almost-Empty Flag	- C	17	—	24	—	26	ns
t∺F	Clock to Half-Full Flag	_	17		24	_	26	ns
txo	Clock to Expansion Out	0	6.5	_	10	—	15	ns
txı	Expansion In Pulse Width	3	—	6.5	_	10	—	ns
txis	Expansion In Set-Up Time	3.5	—	5	_	10	—	ns
tskew1	Skew time between Read Clock & Write Clock for Full Flag	5	—	6		10	—	ns
tskew2	Skew time between Read Clock & Write Clock for Empty Flag	5	_	6		10	_	ns

NOTES:

1. Industrial temperature range is available by special order for speed grades faster than 25ns.

2. Pulse widths less than minimum values are not allowed.

3. Values guaranteed by design, not currently tested.




Figure 1. Output Load * Includes jig and scope capacitances.

2766 tbl 07

SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (Do - D17)

Data inputs for 18-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (\overline{FF}), Half-Full Flag (\overline{HF}) and Programmable Almost-Full Flag (\overline{PAF}) will be reset to HIGH after tRsF. The Empty Flag (\overline{EF}) and Programmable Almost-Empty Flag (\overline{PAE}) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

WRITE CLOCK (WCLK)

A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

WRITE ENABLE (WEN)

When the WEN input is LOW and LD input is HIGH, data may be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When $\overline{\text{WEN}}$ is HIGH, no new data is written in the RAM array on each WCLK cycle.

To prevent data overflow, \overline{FF} will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{FF} will go HIGH allowing a write to occur. The \overline{FF} flag is updated on the rising edge of WCLK. WEN is ignored when the FIFO is full.

READ CLOCK (RCLK)

Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK), when Output Enable (\overline{OE}) is set LOW.

The write and read clocks can be asynchronous or coincident.

READ ENABLE (REN)

When Read Enable is LOW and $\overline{\text{LD}}$ input is HIGH, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle if the device is not empty.

When the $\overline{\text{REN}}$ input is HIGH, the output register holds the previous data and no new data is loaded into the output register. The data outputs Q0-Qn maintain the previous data value.

Every word accessed at Qn, including the first word written to an empty FIFO, must be requested using $\overline{\text{REN}}$. When the last word has been read from the FIFO, the Empty Flag ($\overline{\text{EF}}$) will go LOW, inhibiting further read operations. REN is ignored when the FIFO is empty. Once a write is performed, $\overline{\text{EF}}$ will go HIGH allowing a read to occur. The $\overline{\text{EF}}$ flag is updated on the rising edge of RCLK.


OUTPUT ENABLE (OE)

When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is disabled (HIGH), the Q output data bus is in a high-impedance state.

LOAD (LD)


The IDT72205LB/72215LB/72225LB/72235LB/72245LB devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load (\overline{LD}) pin is set LOW and \overline{WEN} is set LOW, data on the inputs D0-D11 is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the \overline{LD} pin and (\overline{WEN}) are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the write clock (WCLK). The third transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the \overline{LD} pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin is set LOW, and \overline{WEN} is LOW, the next offset register in sequence is written.



 The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register



1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

When the \overline{LD} pin is LOW and \overline{WEN} is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when the LD pin is set LOW and REN is set LOW; then, data can be read on the LOW-to-HIGH transition of the read clock (RCLK). The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently).

A read and a write should not be performed simultaneously to the offset registers.

FIRST LOAD (FL)

 \overline{FL} is grounded to indicate operation in the Single Device or Width Expansion mode. In the Depth Expansion configuration, \overline{FL} is grounded to indicate it is the first device loaded and is set to HIGH for all other devices in the Daisy Chain. (See Operating Configurations for further details.)

WRITE EXPANSION INPUT (WXI)

This is a dual purpose pin. \overline{WXI} is grounded to indicate operation in the Single Device or Width Expansion mode. \overline{WXI} is connected to Write Expansion Out (\overline{WXO}) of the previous device in the Daisy Chain Depth Expansion mode.

READ EXPANSION INPUT (RXI)

This is a dual purpose pin. $\overline{\text{RXI}}$ is grounded to indicate operation in the Single Device or Width Expansion mode. $\overline{\text{RXI}}$ is connected to Read Expansion Out ($\overline{\text{RXO}}$) of the previous device in the Daisy Chain Depth Expansion mode.

OUTPUTS:

FULL FLAG (FF)

When the FIFO is full, \overline{FF} will go LOW, inhibiting further write operations. When \overline{FF} is HIGH, the FIFO is not full. If no reads are performed after a reset, \overline{FF} will go LOW after D writes to the FIFO. D = 256 writes for the IDT72205LB, 512 for the IDT72215LB, 1,024 for the IDT72225LB, 2,048 for the IDT72235LB and 4,096 for the IDT72245LB.

The $\overline{\text{FF}}$ is updated on the LOW-to-HIGH transition of the write clock (WCLK).

EMPTY FLAG (EF)

When the FIFO is empty, \overline{EF} will go LOW, inhibiting further read operations. When \overline{EF} is HIGH, the FIFO is not empty.

The EF is updated on the LOW-to-HIGH transition of the read clock (RCLK).

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full Flag (\overrightarrow{PAF}) will go LOW when FIFO reaches the Almost-Full condition. If no reads are performed after Reset (\overrightarrow{RS}), the \overrightarrow{PAF} will go LOW after (256-m) writes for the IDT72205LB, (512-m) writes for the IDT72215LB, (1,024-m) writes for the IDT72225LB, (2,048-m) writes for the IDT72235LB and (4,096-m) writes for the IDT72245LB. The offset "m" is defined in the FULL offset register.

If there is no Full offset specified, the PAF will be LOW when the device is 31 away from completely full for IDT72205LB, 63 away from completely full for IDT72215LB, and 127 away from completely full for IDT72225LB/72235LB/72245LB.

The PAF is asserted LOW on the LOW-to-HIGH transition of the write clock (WCLK). PAF is reset to HIGH on the LOWto-HIGH transition of the read clock (RCLK). Thus PAF is asynchronous.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty Flag (\overline{PAE}) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the EMPTY offset register.

If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will be LOW when the device is 31 away from completely empty for IDT72205LB, 63 away from completely empty for IDT72215LB, and 127 away from completely empty for IDT72225LB/72235LB/72245LB.

The \overline{PAE} is asserted LOW on the LOW-to-HIGH transition of the read clock (RCLK). \overline{PAE} is reset to HIGH on the LOWto-HIGH transition of the write clock (WCLK). Thus \overline{PAE} is asynchronous.

WRITE EXPANSION OUT/HALF-FULL FLAG (WXO/HF)

This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In (\overline{WXI}) and Read Expansion In (\overline{RXI}) are grounded, this output acts as an indication of a half-full memory.

	AIGOIEAGO								
Number of Words in FIFO Memory									
72205	72215	72225	72235	72245	FF	PAF	HF	PAE	EF
0	0	0	0 0 0		Н	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾		Н	Н	L	н
(n + 1) to 128	(n + 1) to 256	(n + 1) to 512	(n + 1) to 1,024	(n + 1) to 2,048		Н	Н	Н	н
129 to (256-(m+1))	257 to (512-(m+1))	513 to (1,024-(m+1))	1,025 to (2,048-(m+1))	2,049 to (4,096-(m+1))	Н	Н	L	н	н
(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	(1,024-m) ⁽²⁾ to 1,023	(2,048-m) ⁽²⁾ to 2,047	(4,096-m) ⁽²⁾ to 4,095	Н	L	L	Н	н
256	512	1,024	2,048	4,096	L	L	L	Н	н

TABLE I — STATUS FLAGS

NOTES:

1. n = Empty Offset (Default Values : IDT72205 n=31, IDT72215 n = 63, IDT72225/72235/72245 n = 127)

2. m = Full Offset (Default Values : IDT72205 n=31, IDT72215 n = 63, IDT72225/72235/72245 n = 127)

2766 tbl 09

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full Flag goes LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset to HIGH by the LOW-to-HIGH transition of the read clock (RCLK). The \overline{HF} is asynchronous.


In the Daisy Chain Depth Expansion mode, \overline{WXI} is connected to \overline{WXO} of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

READ EXPANSION OUT (RXO)

In the Daisy Chain Depth Expansion configuration, Read Expansion In (\overline{RXI}) is connected to Read Expansion Out (\overline{RXO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

DATA OUTPUTS (Q0-Q17)

Q0-Q17 are data outputs for 18-bit wide data.




NOTES:

2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 4. Reset Timing⁽²⁾

^{1.} After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.


IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO™ 256 x 18-BIT, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18



NOTES:

1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.






NOTE:

 tskEw2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskEw2, then EF may not change state until the next RCLK edge.

IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO[™] 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18




NOTES:

 When tskEw2 minimum specification, tFRL (maximum) = tcLK + tskEw2. When tskEw2 < minimum specification, tFRL (maximum) = either 2*tcLK + tskEw2 or tcLK + tskEw2. The Latency Timing applies only at the Empty Boundary (EF = LOW).


The first word is available the cycle after EF goes HIGH, always.





NOTE:


 tskEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskEW1, then FF may not change state until the next WCLK edge.




NOTE:

1. When tskew2 minimum specification, tFRL (maximum) = tcLK + tskew2. When tskew2 < minimum specification, tFRL (maximum) = either 2 * tcLK + tskew2, or tcLK + tskew2. The Latency Timing apply only at the Empty Boundary (EF = LOW).

Figure 9. Empty Flag Timing




IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO™ 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18



1. $n = \overline{PAE}$ offset. Number of data words written into FIFO already = n.


Figure 12. Programmable Almost-Empty Flag Timing



NOTES:

- 1. m = PAF offset. D = maximum FIFO Depth. Number of data words written into FIFO memory = 256 m + 1 for the IDT72205, 512 m + 1 for the IDT72215,
- 1,024 m + 1 for the IDT72225, 2,048 m + 1 for the IDT72235 and 4,096 m + 1 for the IDT72245.
- 2. 256 m words in IDT72205, 512 m words in IDT72215, 1,024 m words in IDT72225, 2,048 m words in IDT72235 and 4,096 m words in IDT72245.

Figure 13. Programmable Almost-Full Flag Timing




1. D = maximum FIFO Depth = 256 words for the IDT72205, 512 words for the IDT72215, 1,024 words for the IDT72225, 2,048 words for the IDT72235 and 4,096 words for the IDT72245.

Figure 14. Half-Full Flag Timing

2766 drw 15


IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO™ 256 x 18-BIT, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18



NOTE:

1. Write to Last Physical Location.





NOTE:

RCLK

1. Read from Last Physical Location.






Figure 18. Read Expansion In Timing

t xis

2766 drw 20

13

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

A single IDT72205LB/72215LB/72225LB/72235LB/72245LB may be used when the application requirements are for 256/

512/1,024/2,048/4,096 words or less. These FIFOs are in a single Device Configuration when the First Load (\overline{FL}), Write Expansion In (\overline{WXI}) and Read Expansion In (\overline{RXI}) control inputs are grounded (Figure 19).





Figure 19. Block Diagram of Single 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, 4,096 x 18 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 20 demonstrates a 36-word width by using two IDT72205B/72215B/ 72225B/72235B/72245Bs. Any word width can be attained by adding additional IDT72205B/72215B/72225B/72235B/ 72245Bs. Please see the Application Note AN-83.



NOTE:

1. Do not connect any output control signals directly together.

Figure 20. Block Diagram of 256 x 36, 512 x 36, 1,024 x 36, 2,048 x 36, 4,096 x 36 Synchronous FIFO Memory Used in a Width Expansion Configuration These devices can easily be adapted to applications requiring more than 256/512/1,024/2,048/4,096 words of buffering. Figure 21 shows Depth Expansion using three IDT72205LB/ 72215LB/72225LB/72235LB/72245LBs. Maximum depth is limited only by signal loading. Follow these steps:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have \overline{FL} in the HIGH state.
- 3. The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of

Commercial And Industrial Temperature Ranges

- 4. The Read Expansion Out (RXO) pin of each device must be tied to the Read Expansion In (RXI) pin of the next device. See Figure 21.
- 5. All Load (\overline{LD}) pins are tied together.

the next device. See Figure 21.

- 6. The Half-Full Flag (HF) is not available in this Depth Expansion Configuration.
- 7. EF, FF, PAE, and PAF are created with composite flags by ORing together every respective flags for monitoring. The composite PAE and PAF flags are not precise.





Figure 21. Block Diagram of 768 x 18, 1,536 x 18, 3,072 x 18, 6,144 x 18, 12,288 x 18 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

ORDERING INFORMATION



NOTE:

1. Industrial temperature range is available by special order for speed grades faster than 25 ns.